



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/819,053	05/20/2000	Frank W. Ahern	101950-00027	9991
75	90 03/02/2006		EXAMINER	
Robert C. Klinger			AUVE, GLENN ALLEN	
Jackson Walker Suite 600	, LLP		ART UNIT	PAPER NUMBER
2435 N. Central Expressway			2111	
Richardson, TX 75080			DATE MAILED: 03/02/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/819,053	AHERN, FRANK W.				
Office Action Summary	Examiner	Art Unit				
	Glenn A. Auve	2111				
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	th the correspondence address				
A SHORTENED STATUTORY PERIOD FOR RE WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFF after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the mearned patent term adjustment. See 37 CFR 1.704(b).	C DATE OF THIS COMMUNI R 1.136(a). In no event, however, may a re- riod will apply and will expire SIX (6) MON atute, cause the application to become Af	CATION. reply be timely filed ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 1	7 January 2006					
·= · ·	This action is non-final.					
3) Since this application is in condition for allo		ers, prosecution as to the merits is				
closed in accordance with the practice under	,	•				
Disposition of Claims						
4) Claim(s) 24-59 is/are pending in the application	ation.					
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.						
, <u> </u>	_					
7)⊠ Claim(s) <u>54 and 58</u> is/are objected to.						
8) Claim(s) are subject to restriction an						
Application Papers						
9) The specification is objected to by the Exam	niner.					
10) The drawing(s) filed on is/are: a) = 3		by the Examiner.				
Applicant may not request that any objection to	• •	·				
Replacement drawing sheet(s) including the cor	rection is required if the drawing	(s) is objected to. See 37 CFR 1.121(d).				
11)☐ The oath or declaration is objected to by the	Examiner. Note the attached	Office Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of:	ign priority under 35 U.S.C. {	; 119(a)-(d) or (f).				
 Certified copies of the priority docum 	1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority docum		· · · ———				
3. Copies of the certified copies of the p	•	received in this National Stage				
application from the International Bur	, , , , , , , , , , , , , , , , , , , ,					
* See the attached detailed Office action for a	list of the certified copies not	received.				
Attachmont/s)						
Attachment(s) 1) Notice of References Cited (PTO-892)	A) 🔲 Interview 6	Summary (PTO-413)				
 7) Notice of References Cited (PTO-092) 2) Dotice of Draftsperson's Patent Drawing Review (PTO-948) 	Paper No(s)/Mail Date				
 Information Disclosure Statement(s) (PTO-1449 or PTO/SB/ Paper No(s)/Mail Date 	(08) 5) ☐ Notice of I	nformal Patent Application (PTO-152) —·				

Art Unit: 2111

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 17 January 2006 has been entered.

Claim Rejections - 35 USC § 112

- The following is a quotation of the second paragraph of 35 U.S.C. 112:
 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 3. Claim 55 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 55 is rejected based on lack of positive antecedent basis of "said allowable ones of said bus-compatible devices" on lines 1-2.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Art Unit: 2111

5. Claims 24-47,50-53,55-57, and 59 are rejected under 35 U.S.C. 102(e) as being anticipated by Conway et al., U.S. Pat. No. 6,425,033 B1 (previously cited).

As per claim 24, Conway shows An interface comprising a circuit adapter to couple a first bus having a parallel data bus (130), the circuit adapted to serially send the bus data over a link (104) to a physically remote second bus (140) without requiring or waiting for an incoming acknowledgement over the link before inaugurating a transfer of the serialized bus data over the link (Posted Write Transaction as described in col. 10 and the example bridging cols. 15-16 which describe how the system operates to transfer data between the two PCI buses over the serial link). Conway shows all of the limitations recited in claim 24.

As for claim 25, the argument for claim 24 applies. Conway also shows that the first bus is a PCI bus (abstract and fig.2). Conway shows all of the limitations recited in claim 25.

As for claim 26, the argument for claim 24 applies. Conway also shows that the circuit is an integrated circuit (inherent in modern electronic and computer components). Conway shows all of the limitations recited in claim 26.

As for claim 27, the argument for claim 26 applies. Conway also shows that the integrated circuit is an application specific integrated circuit (ASIC)(also inherent in modern electronic and computer components). Conway shows all of the limitations recited in claim 27.

As for claim 28, the argument for claim 24 applies. Conway also shows that the circuit is operable to exchange bus data according to a predetermined hierarchy giving the first bus a higher level than the second bus (inherent in the PCI bridge, see at least PCI to PCI Bridge Architecture Specification section 5). Conway shows all of the limitations recited in claim 28.

As for claim 29, the argument for claim 24 applies. Conway also shows a first register adapted to hold parallel bus data (the buffers in figure 1A and also the queues in fig.3). Conway shows all of the limitations recited in claim 29.

Art Unit: 2111

As for claim 30, the argument for claim 29 applies. Conway also shows a second register adapted to hold received second bus data (the buffers in figure 1A and also the queues in fig.3). Conway shows all of the limitations recited in claim 30.

As per claim 31, Conway shows a bridge accessible by a processor for expanding access over a first bus to a second bus, said first bus and said second bus each being adapted to separately connect to respective ones of a plurality of bus-compatible devices, said bridge comprising: a link (104); a first interface coupled between said first bus and said link (fig.1A, the parallel/serial transceiver); and a second interface adapted to couple between said second bus and said link (fig.1A, the parallel/serial transceiver), said first interface and said second interface being operable to transfer bus data serially through said link without waiting for an incoming acknowledgment over said link before inaugurating a transfer of said bus information over said link (in cols. 10 and 15-16 as noted above which describe how the system operates to transfer data between the two PCI buses over the serial link). Conway shows all of the limitations recited in claim 31.

As for claim 32, the argument for claim 31 applies. Conway also shows that the first and second interfaces are operable to exchange bus data according to a predetermined hierarchy giving the first bus a higher level than the second bus (inherent in the PCI bridge, see at least PCI to PCI Bridge Architecture Specification section 5). Conway shows all of the limitations recited in claim 32.

As for claim 33, the argument for claim 31 applies. Conway also shows that said first bus and said second bus each have a plurality of signaling lines for enabling bus-compatible devices to negotiate bus communications, said first interface being operable in response to a pending transaction on said first bus to begin processing said pending transaction and to apply a retry signal to at least one of said signaling lines of said first bus before the pending transaction on

Art Unit: 2111

said first bus has been transmitted to and acknowledged by said second bus (inherent in PCI bus operation). Conway shows all of the limitations recited in claim 33.

As for claim 34, the argument for claim 33 applies. Conway also shows that less than all of the information on the signaling lines of said first bus is transmitted by said first interface over said link (inherent in PCI bridge operation). Conway shows all of the limitations recited in claim 34.

As for claim 35, the argument for claim 31 applies. Conway also shows that said first interface is selectively responsive to those addresses appearing on said first bus that are on a predetermined schedule of addresses corresponding to the bus-compatible devices accessible through said second bus, in order to avoid responding to addresses corresponding to other ones of the bus-compatible devices on said first bus (inherent in the PCI bridge, which includes address registers and configuration as claimed, see at least PCI to PCI Bridge Architecture Specification section 6). Conway shows all of the limitations recited in claim 35.

As for claim 36, the argument for claim 35 applies. Conway also shows a register for storing the predetermined schedule (inherent in the PCI bridge, which includes base address registers as claimed, see at least PCI to PCI Bridge Architecture Specification section 6).

Conway shows all of the limitations recited in claim 36.

As for claim 37, the argument for claim 35 applies. Conway also shows that said first interface comprises: a first register for storing said predetermined schedule, said second interface comprising: a second register for storing said predetermined schedule (inherent in the PCI bridge, which includes base address registers as claimed, see at least PCI to PCI Bridge Architecture Specification section 6). Conway shows all of the limitations recited in claim 37.

As for claim 38, the argument for claim 36 applies. Conway also shows that said register is operable to establish with respect to said first bus a base address for one or more of the bus-

Art Unit: 2111

compatible devices on said second bus (inherent in the PCI bridge, which includes base address registers as claimed, see at least PCI to PCI Bridge Architecture Specification section 6). Conway shows all of the limitations recited in claim 38.

As for claim 39, the argument for claim 31 applies. Conway also shows a register for establishing with respect to the first bus a base address for one or more of the bus compatible devices on the second bus (inherent in the PCI bridge, which includes base address registers as claimed, see at least PCI to PCI Bridge Architecture Specification section 6). Conway shows all of the limitations recited in claim 39.

As for claim 40, the argument for claim 31 applies. Conway also shows that the first interface and second interface are operable to permit communication between bus compatible devices on the second bus without routing through the first bus (inherent in the PCI bridge, wherein transactions that are only within the address range of devices on the second bus are not passed through the bridge, see PCI to PCI Bridge Architecture Specification section 6.1). Conway shows all of the limitations recited in claim 40.

As for claim 41, the argument for claim 31 applies. Conway also shows that said first interface and said second interface comprise: a first and a second programmable logic device connected between said link and said first bus and said second bus, respectively (fig.1A and 3 where there are packetizers and control circuits in the interfaces). Conway shows all of the limitations recited in claim 41.

As for claim 42, the argument for claim 31 applies. Conway also shows that said first interface and said second interface comprise: a first and a second application-specific integrated circuit connected between said link and said first bus and said second bus, respectively (fig.1A and 3 where there are packetizers and control circuits in the interfaces). Conway shows all of the limitations recited in claim 42.

Art Unit: 2111

As for claim 43, the argument for claim 42 applies. Conway also shows that said first and said second application-specific integrated circuit are identically structured and each have a control pin for receiving a control signal to establish operation in one of two modes (col.7, lines 35-47). Conway shows all of the limitations recited in claim 43.

As for claim 44, the argument for claim 42 applies. Conway also shows that the first and second application-specific integrated circuits each comprise a plurality of ports configured to provide input/output of the bus data (figs. 1A and 3). Conway shows all of the limitations recited in claim 44.

As for claim 45, the argument for claim 31 applies. Conway also shows that said processor is interrupt-driven, said second interface being operable to transmit through said link to said first interface interrupt signals destined to interrupt the processor (inherent in PCI operation, see PCI to PCI Bridge Architecture Specification section 11). Conway shows all of the limitations recited in claim 45.

As for claim 46, the argument for claim 45 applies. Conway also shows that said processor is responsive to error signals, said second interface being operable to transmit through said link to said first interface error signals destined to affect the processor (inherent in PCI operation, see PCI to PCI Bridge Architecture Specification section 8). Conway shows all of the limitations recited in claim 46.

As for claim 47, the argument for claim 31 applies. Conway also shows that said first bus operates at a predetermined clock speed, said link being operable to propagate data between said first interface and said second interface at a bit transfer rate greater than said predetermined clock speed (inherent in that the serial link is described as operating at Gigabaud rate while the PCI bus operates at a lower speed). Conway shows all of the limitations recited in claim 47.

Art Unit: 2111

As for claim 50, the argument for claim 31 applies. Conway also shows that the second bus is a PCI bus (at least in the abstract and col.2). Conway shows all of the limitations recited in claim 50.

As for claim 51, the argument for claim 31 applies. Conway also shows that said second interface is operable in response to a transaction from said link signifying an initial read request, to fetch and pre-fetch data from a competent one of the bus-compatible devices on said second bus for transmission back over said link in order to satisfy pending and anticipated transactions (fig.3 which includes various queues for storing data to be transmitted via the serial link to the other interface circuit). Conway shows all of the limitations recited in claim 51.

As for claim 52, the argument for claim 31 applies. Conway also shows that said first interface and said second interface are operable to permit at least one of the bus-compatible devices on said second bus to address one or more of the bus-compatible devices on said first bus using on said second bus substantially the same type of addressing as is used to access devices on said second bus (abstract and col.2, wherein both of the buses are PCI buses and the system is arranged such that devices one either bus can access the other bus). Conway shows all of the limitations recited in claim 52.

As per claim 53, Conway shows a bridge for expanding access, over a first and second bus, said first bus and said second bus each being adapted to separately connect to respective ones of a plurality of bus-compatible devices, said bridge comprising: a link (104); a first interface adapted to couple between said first bus and said link (fig.1A, the parallel/serial transceiver); and a second interface adapted to couple between said second bus and said link (fig.1A, the parallel/serial transceiver), said first interface and said second interface operating as a bridge and being operable to transfer information serially through said link in a format different from that of the first bus and the second bus without waiting for an incoming acknowledgment

Art Unit: 2111

over said link before inaugurating a transfer of said bus information over said link (in cols. 10 and 15-16 as noted above, which describe how the system operates to transfer data between the two PCI buses over the serial link); characterized in that during a transaction the information provided to the first interface is tagged with data indicative of the transaction type and the information is transferred from the first interface to the second interface without waiting for an incoming acknowledgment from the second interface before inaugurating a transfer of said information over said link (the tags are the command codes as discussed in cols. 9-10). Conway shows all of the limitations recited in claim 53.

As for claim 55, the argument for claim 53 applies. Conway also shows that allowable ones of the bus-compatible devices include memory devices and input/output devices (fig.2A), the first interface and second interface being operable to (a) approve an initial exchange between the first bus and the second bus, in response to pending bus transactions having a characteristic signifying a destination across the bridge, and (b) allow communications to be addressed individually through the first bus, to different selectable ones of the bus-compatible devices on said second bus, including memory devices and input/output devices that may be present (i) using on said first bus substantially the same type of addressing as is used to access devices on the first bus, and (ii) without first employing a second, intervening one of the bus compatible devices on the second bus (the figures as previously noted and example in cols. 15-16). Conway shows all of the limitations recited in claim 55.

As for claim 56, the argument for claim 53 applies. Conway also shows that the first and second interfaces are operable to exchange bus data according to a predetermined hierarchy giving the first bus a higher level than the second bus (inherent in the PCI bridge, see at least PCI to PCI Bridge Architecture Specification section 5). Conway shows all of the limitations recited in claim 56.

Art Unit: 2111

As for claim 57, the argument for claim 53 applies. Conway also shows that the first and second interface are operable to (a) exchange information between the first bus and the second bus according to a predetermined hierarchy giving the first bus a higher level than the second bus (inherent in the PCI bridge, see at least PCI to PCI Bridge Architecture Specification section 5), and (b) allow communications to be addressed individually through the first bus, to different selectable ones of the bus-compatible devices on the second bus, including memory devices and input/output devices that may be present: (i) using on said first bus substantially the same type of addressing as is used to access devices on the first bus, (ii) without first employing a second, intervening one of the bus compatible devices on the second bus, and (iii) without passing the information through an intervening hierarchical level (the figures as previously noted and example in cols. 15-16). Conway shows all of the limitations recited in claim 57.

As for claim 59, the argument for claim 53 applies. Conway also shows that less than all of the information on the signaling lines of said first bus is transmitted by said first interface over said link (inherent in PCI bridge operation). Conway shows all of the limitations recited in claim 59.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2111

7. Claims 48 and 49 are rejected under 35 U.S.C. 103(a) as being unpatentable over Conway in view of Hong.

As for claim 48, the argument above for claim 47 applies. Conway shows a gigbit serial link (at least in fig.3) but does not specifically show that the link comprises a pair of simplex links for sending information in opposite directions. Hong shows a PCI to PCI link system with a serial link comprising a pair of unidirectional links that operate at one gigabit per second to send information in opposite directions (col. 3, lines 28-32 and fig.2, (108 or 110)). It would have been obvious to one of ordinary skill in the art at the time of the invention to use a serial link with a pair of simplex links for sending information in opposite directions as shown by Hong in the system of Conway in order to facilitate the fast transmission of data between the interfaces.

As for claim 49, the argument for claim 48 applies. Hong also shows that the simplex links are driven for differential signal transfers (col.3,lines 28-32).

Response to Arguments

8. Applicant's arguments filed 17 January 2006 have been fully considered but they are not persuasive.

Applicant argues that Conway shows the use of acknowledgment transactions and thus does not anticipate the claims. However, Conway shows that posted read and write operations are performed such that data is transferred serially through said link without waiting for an incoming acknowledgment over said link before inaugurating a transfer of said bus information over said link (see cols. 10 and 15-16 as noted above). Applicant's claims do not recite that no acknowledgment transactions are ever used, rather the claims only require that "the circuit [is] adapted to serially send the bus data over a link to a physically remote second bus without requiring or waiting for an incoming acknowledgement over the link before inaugurating a

Art Unit: 2111

transfer of the serialized bus data over the link." Therefore applicant's argument is not

persuasive.

Conclusion

9. Claims 54 and 58 are objected to as being dependent upon a rejected base claim, but

would be allowable if rewritten in independent form including all of the limitations of the base

claim and any intervening claims.

10. Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Glenn A. Auve whose telephone number is (571) 272-3623. The

examiner can normally be reached on M-F 8:00 AM-5:30 PM, every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, John Cottingham can be reached on (571) 272-7079. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private

PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Glenn Å. Åuve Primary Examiner

Art Unit 2111